Digital images are becoming large in size containing more information day by day to represent the as is state of the original one due to the availability of high resolution digital cameras, smartphones, and medical tests images. Therefore, we need to come up with some technique to convert these images into smaller size without loosing much information from the actual. There are both lossy and lossless image compression format available and JPEG is one of the popular lossy compression among them. In this paper, we present the architecture and implementation of JPEG compression using VHDL (VHSIC Hardware Description Language) and compare the performance with some contemporary implementation. JPEG compression takes place in five steps with color space conversion, down sampling, discrete cosine transformation (DCT), quantization, and entropy encoding. The five steps cover for the compression purpose only. Additionally, we implement the reverse order in VHDL to get the original image back. We use optimized matrix multiplication and quantization for DCT to achieve better performance. Our experimental results show that significant amount of compression ratio has been achieved with very little change in the images, which is barely noticeable to human eye.
I. INTRODUCTION
J PEG stands for Joint Photographic Expert Group. This is the most popular and common form of image compression. If we think about how the images are represented in terms of numbers, we would find out that every pixel values are represented as numbers. Those values have certain intensity values to represent them as red, green or blue for color images. The concept is same for black and white images as well, except there exists only two types of numbers (zero and one). Those images which have higher number of pixels turn out as good quality image. The intensity map of the matrix for the pixel value of an image is constructed with the bit depth. As, the technology is growing rapidly, digital images are becoming large with more pixels.
Image compression technique is achieved by using statistical inference from the image pixel values. There exists significant redundancies of pixel values in each observable image. Human eye can not differentiate much if some of the information from the original image becomes absent. From this phenomena, image compression technique evolved and playing significant role in minimizing cost and bandwidth in digital arena. JPEG compression takes place in five steps with color space conversion, down sampling, discrete cosine transformation (DCT), quantization, and entropy encoding. DCT transformation is used due to its energy compaction characteristics. DCT has cosine function which is easier to compute and the number of coefficients become less. Thus, DCT can result more accurate image reconstruction even if the JPEG is lossy transformation. There is one step called quantization where less important pixels are discarded according to the frequency distribution. This remaining pixels form the compressed image. So, some distortion is generated afterwords, but the level of distortion can be adjusted during the compressing from quantization matrix [7] . We have chosen to use 1-D DCT on both row and columns to make 2-D DCT effective. There are some common quantization matrix available that can be used to vary the output.
Discrete cosine transform is the fundamental part of JPEG [6] compressor and one of the most widely used conversion technique in digital signal processing (DSP) and image compression. Due to the importance of the discrete cosine transform in JPEG standard, an algorithm is proposed that is in parallel structure thus intensify hardware implementation speed of discrete cosine transform and JPEG compression procedure. The proposed method is implemented by utilizing VHSIC hardware description language (VHDL) in structural format and follows optimal programming tips by which, low hardware resource utilization, low latency, high throughput and high clock rate are achieved.
The motivation behind DCT image compression is that JPEG compression has become one of the most popular techniques for image compression and is being used in a wide variety of applications. It is involved in digital cameras, the digital altering of images, loading pictures on the web and various other applications. Nowadays, the focus has shifted to using reconfigurable hardware to implement the JPEG algorithm to increase its efficiency and hence reduce the cost of this technique. Significant amount of research is going on in this area and our aim through this paper is to achieve JPEG compression using VHDL with better performance. This method can be very useful in medical image storage or traffic image storage as they need colossal amount of images to be stored daily. So, fast and reversible compression method can be very useful in these areas. Our aim is to implement the DCT arXiv:1912.10789v1 [cs.MM] 1 Nov 2019 for JPEG images and evaluate the performance for different quantization matrix and compare the result with other related research.
The remainder of this paper is organized as follows. In section II, we describe the standard DCT based JPEG compression and decompression method. Section III represents concise overview of the related work done in this area. In section IV we present the implementation details of our work. Section V, VI and VII focuses on the controller, data path, simulation and synthesis result respectively. Finally, we conclude and suggest future direction of our work in section VII.
II. OVERVIEW OF DIGITAL IMAGE COMPRESSION AND DECOMPRESSION
When we think about image compression it is apparent that the total number of bits present in an image can be minimized by removing the redundant bits. There are three types of redundancy available in terms of space, time and spectrum. Spatial redundancy indicates the correlation between neighboring pixel values. Spectral redundancy indicates correlation among different color planes. Temporal redundancy indicates correlation among different frames in an image. Compression techniques or methods aim to reduce the spatial and spectral redundancy with maximum efficiency.
The compressed image quality depends on the compression ratio [19] of the original and compressed image. The compression ratio (CR) is defined as,
Where, n 1 and n 2 refers to number of information carrying units in original image and compressed image respectively.
Relative data redundancy, RD of the original image shows three possibilities of the pixel redundancy. The relationship with compression ratio is defined as,
Both relative data redundancy and compression ratio can express the below possibilities, 1) When n 1 = n 2 , then CR = 1 and hence RD = 0. Thus no redundancy in the original image. 2) When n 1 n 2 ,then CR → ∞ and hence RD > 1. Thus there is sufficient redundancy in the original image.
3) When n 1 n 2 ,then CR > 0 and hence RD → ∞. Thus the compressed image contains more data than original image. Digital image compression turns the pixels less correlated than they were before. The compression and decompression techniques are opposite of each other. There are different algorithms and techniques for digital image transformation, e.g, Discrete Fourier Transformation (DFT), Fast Fourier Transformation (FFT), Wavelet Transformation, Fractal compression etc. We have chosen discrete cosine transformation (DCT) [18] for the improved performance and less complexity.
A. Compression
The JPEG compression process is broken into three primary parts as shown in Figure 1 . To prepare for processing, the matrix representing the image is broken up into 8x8 squares and passed through the encoding process in chunks. Color images are separated into three different channels (each equivalent to a greyscale channel) and treated individually. The input matrix from the images each pixel values are subtracted by 128 before the quantization using the below equation.
Where, i and j are the row and column numbers specific to the pixel values. For example, i = 1024 and j = 768 for an 1024 * 768 pixel image.
The 2-D DCT is implemented using row-column decomposition technique. Initially, 1-D DCT for each column and later for each row is computed. Input data matrix is multiplied with the coefficient matrix and then the result is multiplied with the transpose of the coefficient matrix.
Next, the values of the matrix are quantized using some common quantization matrix. Quantization is the major part of the compression steps as it reduces the quality of the image by scaling down the original values. So, if the desired compression needs better quality, the tweaking should be in the quantization matrix. General formula for using the quantization matrix according to the scaling is given below. 
The quality of the reconstructed image is adjusted by varying this matrix. Typically the quantized matrix which is obtained from quantization has values primarily in the upper left (low frequency) corner. By using a zigzag ordering to group the non zero entries and run length encoding, the quantized matrix can be much more efficiently stored compared to the non-quantized version.
B. Decompression
Decompression is the reverse process of compression. At first, the decoder takes the compressed image data as its input.
It then applies a run length decoding, inverse zigzag, dequantization, inverse discrete cosine transform (IDCT), then obtains the reconstructed image. Figure 2 shows the steps for image reconstruction (decompression). Run length decoding will have to perform the inverse process of run length encoding. Run length decoding produces original data stream as output. This linear data stream is converted into matrix format using inverse zig-zag ordering for every 8X8 block. Next, inverse quantization is done by multiplying the standard quantization matrix, Q(u, v) with resultant quantized value to get the inverse dot value for each 8X8 matrix.
After computing the IDCT , the signed output samples are level-shifted. This level shifting converts the output to an unsigned representation. For 8-bit precision, the level shift is performed by adding 128 to every element of the block from the IDCT output.
It is very usual that the decompression process may produce values outside of the original input range of [0, 255]. When this occurs, the decoder needs to trim the output values to keep within that range. The decompressed image can be compared to the original image by taking the difference.
III. RELATED WORK
Patidar et al. [1] removed the redundancy in the image data using 2-D DCT through two 1-D DCT performed on 8X8 matrix. They converted the source image into minimum code units and applied this 2-D DCT on each block. Then they used quantization technique to reduce the number of discrete symbols in a given stream to make the image more comprisable. They performed zig-zag reordering after the quantization stage to similarize with the transpose buffer used. Finally both Huffman and run-length encoding is performed based on statistical characteristics.
Deepthi et al. [2] worked on both compression and decompression of JPEG images. Their flow constituted with image segmentation and downsampling, DCT transformation, quantization and encoding for compression. Image segmentation and downsampling was done after loading the images each block of 8X8 pixels as minimum code unit. The authors main interest was the hardware implementation of the 2-D DCT combined with quantization and zig-zag process. They used pipelined architecture rather than single clock architecture to achieve high throughput.
Kumar et al. [3] described the design of two-dimensional discrete cosine transform (DCT) architecture for Multimedia communication applications. Their transformation method transforms images from spatial domain to frequency domain. Their main objective was to explore available architectures for optimizing the area and performance. They designed one architecture and implemented that in VHDL and synthesized using Xilinx tools and implemented on FPGA.
Enas et al. [4] used the architecture of 2-D DCT with quantization and zig-zag arrangement to compress images in VHDL. This architecture calculated the DCT using scaled DCT. The real DCT coefficient was obtained by multiplying the post-scalar value and DCT module. 2-D DCT was computed by combing two 1-D DCT. Their design used 3174 gates, 1145 slices, 21 I/O pins and 11 multipliers of one Xilinx Spartan-3E FPGA with operating frequency 84.81 MHz. One input block with 8x8 elements of 8 bits each is processed in 2470 ns and pipelined latency is 123 clock cycles.
Frid et al [9] mentioned about the alternative ways of implementing the DCT transformation algorithm in software. They compared the result of and IEEE standard 1180 definition and results from FPGA development boards such as Spartan-3E and Virtex-5 with 32-bit MicroBlazeTM soft-core processor. They presented AAN algorithm implementation on software, a special FPGA ip-core that accelerates the standard DCT algorithm and AAN algorithm (One dimensional post scaled DCT algorithm).
Mankar et al. [11] proposed one 1-D DCT using NEDA (New Distributed Arithmetic) for implementing inner products without using multipliers and ROM for converting signal into elementary frequency components. They accumulated the outputs at every clock cycles. They obtained maximum frequency 311.943 MHz and throughput 3431.384 Mbit/s. Their proposed design consumes 2.76 W at its maximum frequency.
Anitha et al. [12] proposed a novel algorithm for computing 2-D FFT and inverse FFT for realizing on hardwares. They emphasized mostly on processing speed. They used MATLAB to code both FFT and IFFT algorithms for 2D color images. The reconstructed images were identical with the source images and the quality is better than 35dB.
Yamatani et al. [13] proposed two new image compressiondecompression methods for producing better visual accuracy, PSNR for low bit rates. The first method, the "full mode" polyharmonic local cosine transform (PHLCT) modifies the encoder and decoder of the baseline JPEG method. The aim of the first method was to reduce the code size in encoding and blocking artifacts for decoding part. The second method, "partial mode" PHLCT modifies only the decoder part.
Trang et al. [14] proposed a high accuracy and highspeed 2D 8X8 Discrete Cosine Transform design. They used parallel matrix multiplication for 8X8 pixel blocks. They also mentioned that the implementation is not as accurate as standard references like MATLAB (after rounding) and Xdiv MPEF 4. Their proposed design was implemented on Xilinx Virtex 4 and could run at 308 MHz. The image processing rate was 145 fps (frames per second).
Bukhari et al. [15] investigated hardware implementations of 8X8 DCT and IDCT on different FPGA technologies using modified Loeffler algorithm. They simulated and synthesized the VHDL code with different FPGA families such as Xilinx, Altera and Lucent. Synthesis results for 8-point DCT/IDCT implementations were compared with SIF and 100 HDTV frames for all three FPGA families. Their implementation indicates significant speed of DCT based compression algorithms up to frames above the requirements of SIF, CCIR-TV, and HDTV frame formats.
Santos et al. [10] presented an FPGA implementation of a novel adaptive and predictive algorithm for lossy and hyper spectral image compression. They obtained an FPGA implementation of the lossy compression algorithm directly from a source code written in C language using CatapultC. CatapultC is a high level synthesis tool (HLS). They showed that how well the lossy compression algorithm performs on an FPGA in terms of throughput and area. Their results on a Virtex 4 4VLX200 show less memory requirements and higher frequency for the LCE algorithm.
Sanjeev et al. [8] emphasized on reducing the MSE (Mean Squared Error) and improving PSNR (Peak Signal-to-Noise Ratio) after the image compression. They surveyed on the image compression technique to find out the similarities and differences among them. They used the similar DCT transformation on images with little discussion on hardware implementation.
Atitallah et al. [16] compared the modified Loeffler algorithm and Distributed Arithmatic for implementing the DCT/IDCT algorithm for MPEG or H.26x video compression using VHDL. They implemented the design on Altera Stratix FPGA . They found that better results can be obtained with the modified Loeffler algorithm by using DSP blocks for the DCT/IDCT hardware implementation.
Roger et al. [17] explored different architecture for DCT image compression using various adders. Their objective was to increase the JPEG compressor performance. They used carry lookahead, hierarchical carry lookahead and carry select architectures. The 2-D DCT architecture was synthesized in Altera FPGA. They found that the highest performance obtained for the 2-D DCT was 23% higher than the original, using 11% more logic cells.
IV. IMPLEMENTATION AND EVALUATION
In this section we describe our implementation detail for each steps on image compression and decompression. Compression starts with the preprocessing of the image which we call color space conversion. Then DCT compression, quantization and encoding is done to get compressed image. This process is reversed to get the original image back. In this experiment, we have used Xilinx ISE web pack software for VHDL implementation and MATLAB [5] for image preprocessing.
A. Compression

1) Color Space Conversion:
We considered several images from the image folder which comes installed with an Windows computer and converted them into numerical values using Matlab. The process works same for both color and gray scale images. This preprocessing step is called color space conversion. The output after preprocessing is one matrix full of all the pixels from the original image. This converted matrix is saved in a text file so that it can be further put as input for the second step. In this step, we get the value of the matrix P .
2) 2D DCT Implementation: DCT is applied on the values obtained from the image transformation from the previous step. DCT converts the image pixel values from spatial region to frequency region. Initially, this frequency region is divided into several chunks of units. Each chunk consists of 8X8 pixels. So, DCT compression algorithm will be applied on each chunk of the whole frequency domain iteratively. The DCT equation is the summation of the input function and cosine functions over 8X8 block that is being compressed.
P (x, y)
· cos (2x + 1)uπ 16 cos (2x + 1)vπ 16
Implementing this summation function can be approximated as:
Where,
C is a constant matrix of the values of cosine obtained from the previous equation. Thus our implementation would consist of a matrix multiplication system that can multiply three matrices. P refers to the input matrix of the image pixel values.
and
3) Quantization: The quantization implementation requires us to implement division in VHDL. Quantization is defined as:
The division function in the previous equation is not a matrix division but a scalar division. In a scalar division we only need to divide each number in the DCT matrix by the corresponding number in the quantization matrix. The quantization step is where all the data is lost. Depending on how much data loss is acceptable, the quantization matrix can be adjusted. Thus, the quantization matrix allows the user to retune the amount of compression required. Q n = 100−n 50 * Q 50 , n ≥ 50 50 n * Q 50 , n < 50
Where n is the quantization level. 4) Entropy Encoding: As entropy encoding is basically a zig-zag traversal of the 8x8 quantized blocks of values, it can be implemented as an address translation unit in hardware. The address translation unit is used when the values coming out of the Quantization stage of the pipeline are input into the registers of the Encoding stage of the pipeline. Figure-3 shows how the matrix is transformed into linear values after zig-zag traversal over the whole matrix.
5) Run Length Encoding:
Run Length Encoding is the point where the data compression really occurs. In the Run Length Encoding stage the image data arriving as a result of the previous stages is actually stored using a smaller number of bits. The out put from the Zig Zag encoding is converted into 1 × 64 standard logic vector that contains the occurrences of 0's and other values. Then the number of 0's are counted only from the vector and the other values are kept as it is which in turn provides significant savings in memory. Below is an example of RLE encoded example In the hardware implementation used in this project this is implemented using an input and an output matrix. The input matrix is the zig-zag sequence of the values after they have been quantized and the output matrix is the run length encoding of the values in the input matrix.
B. Decompression
Decompression steps are the opposite of the compression steps. We are providing little detail with example in the following sections.
1) Run Length and Entropy Decoding: Run length decoding is done on the encoded file from the compressed image. The compact input data is spread as per the frequency of the zero's . This is the reverse process for the run length encoding step. For example, the below input is spread over in the output from this step. This output becomes linear and need to be constructed as matrix format with 8X8 blocks each. It is done by Zig Zag process. Each 64 inputs are considered for reproducing the 8X8 matrix. This is needed for the de quantization step to work on.
2) Dequantization: This process takes the input from decoded run length. Run length decoding and zig-zag process produces the initial quantized matrix. This matrix is again multiplied by the constant Q 75 matrix to get the inverse DCT coefficient matrix. The quantization matrix used in our experiment is given below.
3) Inverse DCT Implementation: The quantized matrix is rounded up and multiplied by the constant matrix C and C T to get the original pixel values. This step is called inverse DCT calculation. Inverse DCT equation is given below.
It can be simplified to,
Then, 128 is added to each element of that result which gives the decompressed data file of the matrix P (x, y) of the original 8X8 image block. Finally, this matrix is processed in MATLAB to get the JPEG version of the image.
V. DATAFLOW DIAGRAMS
This section describes the detailed data flow diagrams for the whole process. Figure 3a shows image compression process in detail. The formatting of image values to IEEE is done as explained in Figure 3b . The IEEE formatter provides standard logic vector output of 32 bits. Discrete cosine transformation is implemented as demonstrated in Figure 3c .
Discrete cosine transformation has a subprocess called twomatrix multiplication. This subprocess is implemented as shown in Figure 4a . Two-matrix multiplication subprocess contains 64 different row-column multiplier. Additionally, there are one multiplier and one multiplicand register that provide inputs for those 64 registers. From each row-column multiplier, 2 inputs are provided to total of 8 mantissa multiplier as explained in Figure 4b . Finally, mantissa multiplier provides 32 bit output which contains single sign bit, 7 exponent bits, and 24 mantissa bits as demonstrated in Figure 4c . 
VI. SYNTHESIS AND SIMULATION RESULTS
We have used Synopsys Design Compiler for the logic synthesis. Additionally, we have parallelized the implementation to decrease the execution time for speedup. The most significant factor for image compression is minimizing the processing time which is achieved in our experiment. Although the area is increased due to this parallelism. Figure 5 shows the RTL schematic design of JPEG compression steps. The proposed implementation for DCT requires an area of 19064344.4 µ m 2 as shown in Tabel I. In addition, the execution time for DCT implementation is 3.94 ns. Table II compares the size of JPEG image before and after compression and shows the performance of the algorithm with different image sizes, and with the quality of image after compression. Figure 6 shows a sample image before and after compression. 
VII. CONCLUSION
DCT algorithm was simulated and synthesized in hardware aspect. With the definition of 2D-DCT, an approach for hardware implementation was developed. Then, a pure parallel structure for hardware realization was designed and approaches for accelerating multiplication and summation were proposed. Final results showed optimal hardware resource utilization and performance enhancement.
